




## Datasheet

## Ultra low capacitance single line ESD protection



0201 package



Product status	
Internal	

## Features

- +/- 20V V<sub>RM</sub>
- Low V<sub>BR</sub>/V<sub>CL</sub> ratio
- Bidirectional protection
- Low leakage current < 1 nA typ.
- Ultra low PCB area: 0.18 mm<sup>2</sup>
- 0201 package
- ECOPACK2 compliant component
- Exceeds IEC 61000-4-2 level 4 standard:
  - ±30 kV (air discharge)
  - ±20 kV (contact discharge)

## Application

Where transient over voltage protection in ESD sensitive equipment is required, such as:

- Smartphones, mobile phones and accessories
- Tablets and notebooks
- Portable multimedia devices and accessories
- Digital cameras and camcorders
- Communication and highly integrated systems

## **Description**

The ESDALC20-1BF4 is a bidirectional single line TVS diode designed to protect the data line or other I/O ports against ESD transients.

The device is ideal for applications where both reduced line capacitance and board space saving are required.




# 1 Characteristics

Symbol		Value	Unit	
V <sub>pp</sub>	Peak pulse voltage	IEC 61000-4-2 contact discharge	±20	kV
vpp reak pulse voltage		IEC 61000-4-2 air discharge	±30	
P <sub>pp</sub>	Peak pulse power (8/20 µs)	90	W	
I <sub>pp</sub>	Peak pulse current (8/20 µs)	2.4	А	
Tj	Operating junction temperature	-40 to 150		
T <sub>stg</sub>	Storage junction temperature r	-65 to 150	°C	
TL	Maximum lead temperature for	260		

## Table 1. Absolute maximum ratings (T<sub>amb</sub> = 25 °C)

## Figure 1. Electrical characteristics (definitions)

Symbol		Parameter
$V_{BR}$	=	Breakdown voltage
I <sub>R</sub>	=	Breakdown current
$V_{CL}$	=	Clamping voltage
I <sub>RM</sub>	=	Leakage current at V $_{\rm RM}$
$V_{RM}$	=	Stand-off voltage
I <sub>PP</sub>	=	Peak pulse current
$R_{D}$	=	Dynamic resistance





## Table 2. Electrical characteristics (values) (T<sub>amb</sub> = 25° C)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>RM</sub>	Stand-off voltage		-20		20	V
V <sub>BR</sub>	Breakdown voltage	I <sub>R</sub> = 1 mA	22	23		V
I <sub>RM</sub>	Leakage current	V <sub>RM</sub> = 20 V		< 1	10	nA
V <sub>CL</sub>	Reverse clamping voltage	8 kV contact discharge after 30 ns, IEC 61000-4-2		37		V
C <sub>LINE</sub>	Line capacitance	$V_{LINE}$ = 0 V, F = 1 MHz, $V_{OSC}$ = 30 mV		10.5	11.5	pF





## 1.1 Characteristics (curves)















57

# 2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 2.1 0201 package information




#### Figure 8. ST0201 package outline

#### Table 3. ST0201 package mechanical data


	Dimensions					
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.280	0.300	0.320	0.0110	0.0118	0.0126
b	0.125	0.140	0.155	0.0049	0.0055	0.0061
D	0.570	0.600	0.630	0.0224	0.0236	0.0248
D1		0.350			0.0138	
Е	0.270	0.300	0.330	0.0106	0.0118	0.0130
E1	0.175	0.190	0.205	0.0069	0.0075	0.0081
fD	0.040	0.055	0.070	0.0015	0.0021	0.0028
fE	0.040	0.055	0.070	0.0115	0.0021	0.0028



## 2.2 Packing and marking information



#### Figure 11. Tape outline




#### Table 4. Tape and reel mechanical data

		Dimensions	
Ref.	Ref. Millimeters		
	Min.	Тур.	Max.
A0	0.31	0.34	0.37
B0	0.61	0.64	0.67
D0	1.40	1.50	1.60
F	3.45	3.50	3.55
К0	0.31	0.34	0.37
P0	3.90	4.00	4.10
P1	1.95	2.00	2.05
P2	1.95	2.00	2.05
W	7.90	8.00	8.30

# 3 Recommendation on PCB assembly

## 3.1 Footprint


#### Figure 12. Recommended footprint in mm



## 3.2 Stencil opening design

Stencil opening thickness: 75 µm / 3 mils

#### Figure 13. Stencil opening recommendations



#### 3.3 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Use solder paste with fine particles: powder particle size 20-38 µm.

### 3.4 Placement


- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of ±0.05 mm is recommended.
- 4. 1.0 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

#### 3.5 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to avoid any tilt phenomena caused by asymmetrical solder paste due to solder flow away.

## **3.6** Reflow profile

#### Figure 14. ST ECOPACK recommended soldering reflow profile for PCB mounting



Note:

Minimize air convection currents in the reflow oven to avoid component movement. Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.



# 4 Ordering information

Figure 15. Order	ing informati	ion sche	me	
	ESDA I	LC I	20 - 1	BF4
ESD array				
Low conscitones				
Low capacitance				
Working voltage				
20 = 20 V min				
Number of lines				
Directional				
B = Bi-directional				
Package				
F4=0201				

## Table 5. Ordering information

Order code	Marking	Package	Weight	Base qty.	Delivery mode
ESDALC20-1BF4	<b>2</b> <sup>(1)</sup>	ST0201	0.116 mg	15000	Tape and reel

1. The marking can be rotated by multiples of 90° to differentiate assembly location

## **Revision history**

## Table 6. Document revision history

Date	Revision	Changes
23-Jul-2015	1	First issue.
01-Aug-2016	2	Updated Table 3.
29-Jun-2022	3	Updated Figure 7, Section 2.1 , Section 2.2 and Section 3.1 . Minor text changes.

#### IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved